. These FPGA-based LSF are suitable for applications using threshold detecting, edge detection or image detail enhancement.
I. Introduction
The concept of filtering is related to the use of Fourier transform for signal processing in the frequency domain. The digital filtering of an image uses procedures which are applied directly on the pixels of the image. In this case, the term spatial filtering is employed to distinguish these processes from filtering in the frequency domain. In spatial filtering the value of the pixel being filtered is calculated by the cross-correlation or convolution operators applied on the pixel neighborhood [1] . Smoothing spatial filters are used for blurring and noise reduction in an image. Blurring is used in the image preprocessing. such as removing of small details in the image or overcoming small gaps in lines or curves (Fig. 1) . Noise reduction is used to improve image quality. Spatial filtering are classified as linear and nonlinear. If the operations performed on neighbourhood pixels are linear, filters are classified as linear. Otherwise filters are classified as non-linear [2] . This article deals only with linear spatial filters (LSF), because they are the basis for important applications in digital filtering of images such as threshold detection, edge detection etc. A major problem in the implementation of LSF is that calculating the pixels being filtered requires multiple operations summation, multiplication and division. The number of these operations is increased proportionally to increase of the image size and reaches hundreds of millions. Oh that basis, they are difficult to apply \when employing general-purpose microprocessors (GPP), or DSP processors [3] . The limitations that are inherent of GPP and DSP processors can be overcome through implementing LSF on a single chip (System on a Chip (SoC)) based on Field Programmable Gate Arrays (FPGAs) [4] . FPGA is having the capability of parallel processing and hence it is a good platform for image processing [5] . Bailey, [6] analyzes various pipeline and parallel processing schemes of LSF, implemented on FPGA. The development of such schemes can be realized in two directions: new algorithms to calculate the pixel being filtered; reducing the number of operating units. Vasilev at al. [7] propose an algorithm to reduce the time to calculate operations with the use of partial sums. Khan [8] , Malik [9] recommend FPGA-based LSF to be constructed with a DSP blocks using multiply accumulate (MAC). To optimize the number of registers used to store the weight coefficients a ROM-based finite-state machine (FSM) can be employed [10] .
In this paper, discussed is an approach to optimize the LSF using parallel algorithms based on partial sums, and their hardware implementation on FPGA.
The paper is organized as follows. Section II presents a parallel algorithm and a DSP operating unit The results are analyzed in Section III. Section IV concludes the paper.
II. Parallel Algorithm And DSP Operational Block For Calculating LSF Using Partial Sums
The filtering of a pixel ) ( y , x p in an image of size N M  results in a new pixel g (x, y) with coordinates equal to the coordinates of the center of the neighbourhood and whose value is the result of the filtering operation [1] . The effect of filtering is determined by the mask of weight coefficients ) ( b , a w . The cross-correlation operator G(x, y) used to calculate the filtered pixel employing linear spatial filters, and defined in the window of size S × S, is presented by the following relation:
where
S is an odd number, and 3  S .
(4) The normalized value of the filtered pixel g (x, y) can be calculated employing two methods:
Method # 2 -by multiplying the ) ( y , x G by the reciprocal value of the normalization factor
(7) Although both methods provide the same results, their implementation in FPGA-based LSF presents substantial differences. With Method # 1 the normalization is implemented through a divider synthesized with the FPGA logical elements, and with Method # 2 -through FPGA built-in multipliers. In this regard, method # 2 is preferable because it does not use the logical elements and the normalization is performed more quickly. [11] 1. Algorithm for parallel computation of the filtered pixels by using partial sums
The algorithm for the parallel calculation of ) ( y , x g using the partial sums are based on the fact that the filtering of several consecutive windows includes pixels having common local coordinates. This circumstance can be used as a basis for algorithms in which, parallel to the calculation of the current value of ) ( y , x G and ) ( y , x g , calculated are partial sums PS1 (x, y), PS2 (x, y), .. composed of pixels and weight coefficients that can be used in subsequent iterations. In Fig. 2 shows a conceptual model of a method for parallel calculation of the LSF using the partial sums. In the proposed model it is assumed that the pixels of the input image p (x, y) arriving in succession at the input of the filter, by the columns of the window in which the filtering is carried out: p(x,y) = p(0,0), p(0,1),.., p(3,0), p(3,1) p(3,2),p(4,0), p(4,1), p(4,2),..
The pixels of the input image are multiplied by the weight coefficients of the Gaussian kernels PS weights, PS1 weights, PS2 weights, and summed up in three accumulators (Σ). In the window of size S = 3 (4), four parallel processes are realized in three successive steps through which calculated are ) ( y , , moving the window one position to the right
Process #2:
Process #3:
Step #2. This step is performed for 1
. Four parallel processes are implemented to estimate the current values and ) ( y , x G , the initial value of PS1(x, y) and the final value of the PS2(x, y). . To perform the calculations S operations are required.
, moving the window one position to the right Process #1:
Step #3. This step is performed for.
. Implemented are four parallel processes through which current values and G(x, y), the final value PS1(x, y) and the initial value of PS2(x, y) are calculated. To perform the calculations S operations are required.
, moving the window one position to the right Process #1: 
Operations for managing the cycles: if
Step #1 еlse end of the algorithm
The timing of the steps and processes in the execution of the algorithm is shown in Fig. 3 .
Fig. 3. Generalized timing model
The effect of applying the algorithm using partial sums can be assessed by comparing the algorithm without using partial sums. Let us, for a given k with the Wn denote the number of windows required to filter the input image of size N M  , and with S the number of operations in a single window. Then 
(27) Then the relation
can be used as a criterion for evaluating the maximum value of which reduces the number of operations in the algorithms using the partial sums as compared to the algorithms without using the partial sums.
The real effect of reducing the number of operations in the algorithms using the partial sums can be determined from the relation R T :
where:
is the period of clk (Fig. 3) in the algorithms without the use of partial sums; tclk2 , (33) is the period of clk in algorithms using partial sums. In contrast to R F , the relation R T takes into account the influence of the period of the clk for which positive Slack is calculated. This factor is calculated after timing analysis of the hardware realization of filters. 
FPGA-based DSP operational block
To realize the algorithm FPGA-based DSP operational block is developed (Fig.4) . A combinational scheme in which parallel processes are combined with the use of pipelines is employed. (11), (23) and (18). For the realization of operations in these blocks a two stage pipeline is used.
3. CONTROL BLOCK. For managing and synchronizing the processes in DSP a finite state machine synthesized with the built-in FPGA ROM memory (ROM FSM) is used. This FSM generates three groups of signals: Step #2
Weight coefficients
Step #3 (7) is set at this port before the activation of SF and remains unchanged until of all the image pixels are filtered.  g(x,y) -output port. At this port, the current value of the filtered pixel is set (7) . FPGA-based DSP operational block for parallel calculation of LSF using partial sums (Fig.4) , can be extended to other values of k (3) with the instantiation of a new pair PS MAC DSP Block in the project, for each new value of k .
III. Result And Discussion
For the purposes of this study, VHDL is used for the hardware design. The low cost, low resources FPGA family Cyclone V of Altera is employed. Table II shows the utilized resources in the FPGA-based hardware implementation of a LSF It is ascertained that the parameter Slack reaches critical values between registers PS1 (2) weight to PS1 (2) q (Fig. 5) . The timing of Slack can be improved by increasing the number of steps of the pipelines through which PS1 (2) MAC DSP blocks are realized. Studies are carried out for k = 1 (3), tclk1 = 5ns (32) and tclk2 = 6ns (33). Although for the selected FPGA family positive Slack is reached for tclk2> tclk1, the relation TR reaches up to 83% of FR. As a result of studies carried out it is ascertained that with the increase of k increases the value of R F , and By increasing the size of the window a large number of parallel processes are realized, and this results in increased R F .
IV. Conclusion
In this paper, discussed is an approach aimed at optimizing the LSF using parallel algorithms based on partial sums and their hardware implementation in FPGA. Presented is an FPGA-based DSP operational block to calculate the LSF. Provided is an option for expanding this block through instantiating new MAC DSP blocks within the module. Compared are the utilized FPGA resources with the use of partial sums, and without the use of partial sums. It is ascertained that for the hardware implementation of algorithms based on the partial sums a minimum number of resources is required. A static timing analysis among the registers of the DSP operational block is realized. The critical values of the parameter Slack are ascertained. Studied is the reduction of operations in the hardware implementation of the algorithm using partial amounts.
